

BTD21520x

Dual-Channel Isolated Gate Driver

1.Features

- Isolation voltage up to 5000Vrms(SOW-14)@UL1577; 3000Vrms(SOP-16)@UL1577
- Secondary-side drive voltage range up to 33V
- 4-A peak source, 6-A peak sink at output
- Integrated disable function
- Integrated dead time setting
- Typical propagation delay 45ns
- Operating temperature -40~125°C

2.Applications

Industrial:

- Power distribution
- Motor drives
- Isolated switched-mode power supplies
- Lighting systems
- Plasma displays
- PV and industrial inverters

Automotive:

- On-board chargers
- Battery management systems
- Charging stations
- Traction inverters
- Hybrid electric vehicles
- Battery electric vehicles

4.Functional Block Diagram



3.Description

BTD21520 is an isolated dual-channel gate driver with peak 4-A source current and peak 6-A sink current.It isolates primary-side from secondary-side by a 5k Vrms reinforced isolation barrier.

Internal functional isolation between the two secondary-side output channels allows a operating voltage of up to 1850 V_{DC} . The driver can be configured as two lowside drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). Certain models include disable (DIS) pin. When the DIS pin is set high, it shuts down both outputs simultaneously. When the DIS pin is left open or grounded, it allows the device to operate normally.



Bronze Tech ——

Dual-Channel Isolated Gate Driver

INDEX

L.Features	01
2.Applications	01
3.Description	01
4.Functional Block Diagram	01
5.Product Information	03
5.Pin Configuration and Functions	04
7.Specification Parameters	06
3.Parameter Testing	10
9.Function Description	16
10.Applications	21
11.Packaging and Packing Information	23
12.Version Description	27



5.Product Information

Part No.	Pin Configuration	Secondary Side UVLO Threshold	Operating Temperature	Package	Package Material	Quantity	Marking	
BTD21520MAWR	Dual-channel non-inverting	6V					BTD21520MA	
BTD21520MBWR	input, dead time configuration and disable function	8V					BTD21520MB	
BTD21520SAWR	Dual-channel non-inverting	6V	40.105%	SOW-14 Tape & Reel		1500pcs	BTD21520SA	
BTD21520SBWR	input, disable function	8V	-40-125°C			/Reel	BTD21520SB	
BTD21520EAWR	Single PWM input, dead time	6V					BTD21520EA	
BTD21520EBWR	configuration and disable function	8V					BTD21520EB	
BTD21520MAPR	Dual-channel non-inverting	6V						BTD21520MA
BTD21520MBPR	input, dead time configu- rtion and disable function	8V					BTD21520MB	
BTD21520SAPR	Dual-channel non-inverting	6V	-40-125°C	SOP-16	Tape &	2500pcs	BTD21520SA	
BTD21520SBPR	input, disable function	8V	-40-125 C	SUP-16	Reel	/Reel	BTD21520SB	
BTD21520EAPR	Single PWM input, dead time	6V					BTD21520EA	
BTD21520EBPR	configuration and disable function	8V					BTD21520EB	

6.Pin Configuration and Functions

6.1 BTD21520Mx

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	PACKAGE
1	IN1	I	Input signal for channel 1	
2	IN2	I	Input signal for channel 2	
3	VCC	Р	Primary-side supply voltage	
4	GND	G	Primary-side ground reference	
5	DIS	I	Disables both driver outputs if asserted high, enables if set low or left open	
6	DT	I	Programmable dead time function	VCC 3 14 VEE1
7	NC	-	No Internal connection	GND 4 BTD21520Mx
8	VCC	Р	Primary-side supply voltage	DIS 5
9	VEE2	Р	Ground for secondary-side driver 2	DT 6 11 VDD2
10	OUT2	0	Output of driver 2	NC 7 10 0UT2
11	VDD2	Р	Secondary-side power for driver 2	VCC 8 9 VEE2
14	VEE1	Р	Ground for secondary-side driver 1	
15	OUT1	0	Output of driver 1	
16	VDD1	Р	Secondary-side power for driver 1	
(1) P=Powe	er, G=Ground	d, I=Input, O	=Output	

6.2 BTD21520Sx

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	PACKAGE
1	IN1	I	Input signal for channel 1	
2	IN2	I	Input signal for channel 2	
3	VCC	Р	Primary-side supply voltage	
4	GND	G	Primary-side ground reference	
5	DIS	I	Disables both driver outputs if asserted high, enables if set low or left open	
6	NC	-	No Internal connection	
7	NC	-	No Internal connection	GND 4 BTD21520Sx
8	VCC	Р	Primary-side supply voltage	DIS 5
9	VEE2	Р	Ground for secondary-side driver 2	NC 6 11 V
10	OUT2	0	Output of driver 2	NC 7 10 0
11	VDD2	Р	Secondary-side power for driver 2	
14	VEE1	Р	Ground for secondary-side driver 1	
15	OUT1	0	Output of driver 1	
16	VDD1	Р	Secondary-side power for driver 1	
1) P=Powe	er, G=Ground	d, I=Input, O	=Output	



6.3 BTD21520Ex

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	PACKAGE				
1	PWM	I	PWM control signal input					
2	NC	-	No Internal connection					
3	VCC	Р	Primary-side supply voltage					
4	GND	G	Primary-side ground reference					
5	DIS	I	Disables both driver outputs if asserted high, enables if set low or left open					
6	DT	I	Programmable dead time function	VCC 3 14 VEE1				
7	NC	-	No Internal connection	GND 4 BTD21520Ex				
8	VCC	Р	Primary-side supply voltage	DIS 5				
9	VEE2	Р	Ground for secondary-side driver 2	DT 6 11 VDD2				
10	OUT2	0	Output of driver 2	NC 7 10 0UT2				
11	VDD2	Р	Secondary-side power for driver 2					
14	VEE1	Р	Ground for secondary-side driver 1					
15	OUT1	0	Output of driver 1					
16	VDD1	Р	Secondary-side power for driver 1					
(1) P=Power, G=Ground, I=Input, O=Output								



7.Specification Parameters

7.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	МАХ	UNIT
VCC	Input bias pin supply voltage (pin 3/pin 8)	GND-0.3	GND+6.5	
VDDx	Driver bias supply (to VEEx)	VEEx-0.3	VEEx+35	1
Vo	Output signal voltage	VEEx-0.3	V	
VIN	Input signal voltage (INx, PWM, DIS, DT to GND)	GND-0.3 VCC+0.3		
-	Channel to channel voltage	-	1850	1
ТJ	Junction Temperature	-40	150	
Ts	Storage Temperature	-65	150	°C
ΤL	Soldering Temperature (10s)	-	300	
V	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±4	-000	V
$V_{(ESD)}$	Charge-device model (CDM), per ANSI/ESDA/JEDEC JS-002	±1500		V
-	Input signal voltage(IN1,IN2 Transient for 50ns)	-5	VCC+0.3	
Note: The	above are stress levels only.Devices are not recommended to operate under these o	r any other cond	litions beyond t	hese

values. Prolonged operation under the absolute maximum rating may affect the reliability of the device, and in severe cases it may cause permanent damage to the devices.

7.2 Thermal Information

SYMBOL	DESCRIPTION	SOW-14	SOP-16	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	52.82	TBD	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	16.19	TBD	
Rejb	Junction-to-board thermal resistance	40.18	TBD	°C /W
τιψ	Junction-to-top characterization parameter	26.64	TBD	
ψ _{ЈВ}	Junction-to-board characterization parameter	44.75	TBD	

7.3 Power Ratings

SYMBOL	PARAMETER	TEST CONDITIONS	SOW-14	SOP-16	UNIT
PD	Power dissipation by BTD21520x	VCC=5V, VDD1/2=12V, IN1/2=3.3V, 3MHz,	1.14	TBD	
P _{D1}	Dower discipation by each driver side of PTD21520y		0.56	TBD	W
P _{D2}	Power dissipation by each driver side of BTD21520x	50% duty cycle square wave, 1nF load	0.56	TBD	VV
PDI	Power dissipation by transmitter side of BTD21520x		0.02	TBD	

7.4 Recommended Operation Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	МАХ	UNIT
VCC	Input supply voltage	-	3	5	
VDDx	Driver output bias supply	-	-	33	V
V _{IN}	Input voltage range IN1, IN2, PWM	-	0	VCC	
TA	Operating ambient temperature	-	-40	125	°C



7.5 Safety-Limiting Values

SYMBOL	PARAMETER	TEST CONDITIONS		SIDE	MIN	МАХ	UNIT		
ls	Cafaty autout aupply aurrant	$T = 2E^{\circ}C$ $T = 1E0^{\circ}C$	VDD1/2=12V	CHANNEL1, CHANNEL2	-	97			
	Safety output supply current	T _A =25°C, T _J = 150°C	VDD1/2=25V	CHANNEL1, CHANNEL2	-	47	mA		
				INPUT	-	20			
Ps	Safety supply power	VDD1/2=25V, T _A =25°C , T _J =150°C		CHANNEL1	-	1170	mW		
Ps				CHANNEL2	-	1170			
				TOTAL	-	2360			
Ts	Safety temperature (1)				-	150	°C		
. ,	(1) The maximum safety temperature, Ts, has the same value as the maximum junction temperature, TJ, specified for the device.								

The Is and Ps parameters represent the safety current and safety power respectively. The maximum limits of Is and Ps should not be exceeded. These limits vary with the ambient temperature, TA.

7.6 Electrical Characteristics

T_A=-40~125°C , VCC=3.3V or 5V, VDD1=VDD2=12V, CL⁽¹⁾=100pF.Output pin: current towards outside of the chip is positive direction; Input pin: current towards inside of the chip is positive direction.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT	
		Input Ch	aracteristics				
VIH	Input logic 1 (INx, DIS, PWM)		VCC=5V	2.1	2.4	2.7	
VIL	Input logic 0 (INx, DIS, PWM)		-	1.1	1.4	1.7	V
V _{IN_HYS}	Input Hysteresis		-	-	1	-	
lvcc	VCC quiescent current		-	-	1.5	2	
IVDDx	VDDx quiescent current		-	-	1	1.8	mA
	P	rimary side UV	LO Thresholds (VCC)				
Voni	Rising threshold		-	-	2.6	-	
VOFF1	Falling threshold		-	-	2.5	-	V
V _{UV, HYS1}	Threshold hysteresis		-	-	0.1	-]
	Sec	condary side U\	/LO Thresholds (VDDx)				
V _{ON2}	Rising threshold		-	-	6	6.3	
V _{OFF2}	Falling threshold	BTD21520xAx	-	5.4	5.7	-	
V _{UV, HYS2}	Threshold hysteresis		-	-	0.3	-	
V _{ON2}	Rising threshold		-	-	8.7	9.2	
V _{OFF2}	Falling threshold	BTD21520xBx	-	7.8	8.2	-	
V _{UV, HYS2}	Threshold hysteresis		-	-	0.5	-	
		Output C	haracteristics				
Іон	Peak output source current		C _{VDD} =10µF,	-	4	-	
lol	Peak output sink current		CLOAD=0.18µF, f=1kHz	-	6	-	A
Ivts	OUTx pin reverse sinking tolerance		1us pulse	-	5	-	
VDD-Vo	Output voltage at high state		I _{out} =10mA	-	60	-	
Vo-VEE	Output voltage at low state		Iout=-10mA	-	5.5	-	mV
Rohx	Output resistance at high state		Iout=10mA, T _A =25°C	-	6.5	-	0
Rolx	Output resistance at low state		Iout=-10mA, TA=25°C	-	0.5	-	12
		Active Pull-	Down Function				
Voutsd	Active pull-down voltage from OUTx pi	in to VEEx pin	Iout=-1A, VDDx=floating	-	2.5	-	V



(Continued)

	Switching	Parameters					
t _{PLH}	Turn-on delay (INx to OUTx)	-	-	40	-		
t _{PHL}	Turn-off delay (INx to OUTx)	-	- 45 -		ns		
tr	Output rise time	C _L =1nF, 20% to 80%	-	10	26		
tr	Output fall time	C∟=1nF, 90% to 10%	-	10	26	20	
t _{PWD}	Pulse width distortion $ t_{PHL}-t_{PLH} $	-	-	-	12	ns	
t _{DM}	Propagation delays matching between VOUT1, VOUT2	f=100kHz, IN1=IN2	-	-	5		
	Dead time			Two output chan completely indep		-	
DT		DT pin open (not recommended)	-	8	15		
		R _{DT} =20kΩ	160	200	250		
t _{sk}	Delay variation between samples	Under the same supply voltage, operating temperature, input and load conditions, CL=100pF	-	- 1 25		ns	
tvcc+ to OUT	Underveltage lockey traceyery time	INIT INIT composted to VCC	-	40	-		
t _{VDD+ to OUT}	Undervoltage lockout recovery time	IN1, IN2 connected to VCC	-	50	-	μs	
CMTI	Common-mode transient immunity	INx tied to GND or VCC, V_{CM} =1500V	100	-	-	kV/µs	
(1) CL:Loa	ad capacitance from output pin OUTx to VEEx.						

7.7 SAFETY PARAMETERS

7.7.1 WIDE-BODY PACKAGE (SOW-14)

Symbol	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT	
CLR	External clearance	Shortest pin-to-pin distance through air	8.5	-	-		
CPG	External creepage	Shortest pin-to-pin distance across the package surface	8.5	-	-	mm	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2 \times 8.5 $\mu\text{m})$	17	-	-	μm	
CTI	Comparative tracking index	DIN EN 60112	600	-	-	V	
	Overvoltage category	Voltage rating ≤ 600Vrms	-	-	-		
-	overvollage category	Voltage rating ≤ 1000Vrms	-	-	-	-	
		VDE 0884-11					
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	-	-	V _{РК}	
VIOWM	Maximum working isolation voltage	AC voltage (sine wave); time dependent dielectric breakdown	1500	-	-	Vrms	
VIOTM	Maximum transient isolation voltage	V _{TEST} =V _{IOTM} , 60s (qualification), V _{TEST} =1.2V _{IOTM} , 1s (production)	7000				
VIOSM	Maximum surge isolation voltage	IEC 62368-1, 1.2/50μs waveform, V _{TEST} =1.6V _{IOSM} (qualification)		-	-	V _{PK}	
		Method a, After Input/Output safety test subgroup 2/3. V _{INI} = V _{IOTM} , 60s, V _{pd} =1.2 V _{IORM} , 10s	-	-	5		
Q_{pd}	Apparent charge	Method a, After environmental tests subgroup 1. $V_{INI}=V_{IOTM}$, 60s, $V_{pd}=1.6V_{IORM}$, 10s	-	-	5	рC	
		Method b1; At routine test (100% production) and preconditioning (type test) V_{INI} =1.2V _{IOTM} , 1s, V _{pd} =1.875V _{IORM} , 1s	-	-	5		
CIO	Barrier capacitance, input to output	V _{IO} =0.4V _{peak} , f=1MHz, sine wave		1.2	-	рF	
	Isolation resistance, input to output	Test voltage of 500V, T _A =25°C	1012	-	-	Ω	
Rio		Test voltage of 500V, 100°C \leqslant T_{A} \leqslant 125°C	1011	-	-		
		Test voltage of 500V, Ts=150°C	109				
-	Pollution degree	-	-	2	-	-	
		UL1577					
V _{ISO}	Withstand isolation voltage	$V_{TEST}=V_{ISO}=5000Vrms$, t=60 sec(qualification), $V_{TEST}=1.2 \times V_{ISO}=6000Vrms$, t=1 sec(100% production)	5000	-	-	Vrms	

7.7.2 Safety-Related Certifications (SOW-14)

UL	VDE	CQC	
Recognized under UL 1577 Component Recognition Program	Plan to certify according to DIN V VDE V0884-11:2017-01 and DIN EN 61010-1	Plan to certify according to GB 4943.1-2022	
Single protection, 5000 VRMS	Reinforced Insulation Maximum Transient isolation Overvoltage, 7000 V¤к; Maximum Repetitive Peak Isolation Voltage, 2121 V¤к; Maximum Surge Isolation Voltage, 8000 V¤к	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate	
File Number: E537161	Certification planned	Certification planned	



8.Parameter Testing

8.1 Propagation Delay and Pulse Width Distortion

The figure below shows the characterization of pulse width distortion (t_{PWD}) and delay matching (t_{DM}). During the test, both inputs are in phase, the dead time function is disabled by shorting the DT Pin to VCC.



Figure 1. Dead Time Disabled, IN1 and IN2 with synchronized signal

8.2 Rise Time and Fall Time



Figure 2. Definition of Rise Time and Fall Time

8.3 Input and Disable Response Time

When the DIS pin is connected to the controller at a certain distance, it is recommended to configure a bypass capacitor of about 1nF with low stray inductance close to the DIS pin.



8.4 Programmable Dead Time

DT pin left open or connected to GND via resistor R_{DT} sets dead time between two channels.



🕞 Bronze Tech

Dual-Channel Isolated Gate Driver

8.5 CMTI Testing



Figure 5. Simplified CMTI Test Setup

8.6 UVLO Delay During IC Power-On

At the process of device power-on, there is a time delay from the start of the supply voltage rise to the UVLO recovery threshold, and then to the device output response, as shown in the figures below. $t_{VCC+ to OUT}$ is primary side power-on UVLO delay (typical value 40µs), and $t_{VDD+to OUT}$ is secondary side power-on UVLO delay (typical value 50us). It is suggested that after powering on the driver IC, adequate time margin is reserved before sending PWM signal to IC.

If IN1 or IN2 is already at high level before VCC or VDDx reaches the recovery threshold, after t_{VCC+ to OUT} or t_{VDD+ to OUT} counting from the time point when VCC or VDDx reaches the recovery threshold, the corresponding output will jump to a high level. However, when the VCC or VDDx voltage drops to the UVLO lockout threshold, the output will be completely blocked within 1us. This asymmetric design is to ensure safe operation of a VCC or VDDx in the event of a power failure.





Figure 7. UVLO delay when the VDDx is powered on



8.7 Typical Characteristics



Figure 8. Thermal derating curve for safety-related limiting power



Figure 9. Thermal derating curve for safety-related limiting current (current in each channel with both channels running simultaneously)



Figure 10. Per channel current consumption vs frequency (No Load, VDDx = 12 V or 25 V)



Figure 12. Per channel current consumption vs frequency (10-nF Load, VDDx = 12 V or 25 V)



Figure 11. Per channel current consumption vs frequency (1-nF Load, VDDx = 12 V or 25 V)





Bronze Tech

Dual-Channel Isolated Gate Driver







Figure 15. Primary side quiescent supply current vs temperature (No load, input low)



Figure 16. Rising and falling times vs load (VDDx = 12 V)



Figure 18. Propagation delay vs temperature



Figure 17. Output resistance vs temperature



Figure 19. Propagation delay vs VCC

BTD21520x

Dual-Channel Isolated Gate Driver



Bronze Tech



Figure 21. Propagation delay matching vs VDDx



Figure 22. Propagation delay matching vs temperature



Figure 24. INx hysteresis vs temperature



Figure 23. VDDx 8-V UVLO hysteresis vs temperature



Figure 25. DIS hysteresis vs temperature

Figure 20. Pulse width distortion vs temperature

Bronze Tech

Dual-Channel Isolated Gate Driver



Figure 26. INx low threshold vs temperature



Figure 27. DIS low threshold vs temperature



Figure 28. INx high threshold vs temperature



Figure 30. Dead time vs temperature



Figure 29. DIS high threshold vs temperature



Figure 31. Typical output waveforms



9.Function Description

9.1 Block Diagram



Figure 32. Functional Block Diagram (BTD21520Mx)

9.2 Input and Output Logic Table

When VCC and VDD are powered on, the relevant input and output logic information is as follows:

BTD21520M								
INF	PUT	DIS	OUT	OUTPUT DESCRIPTION		OUTPUT		
IN1	IN2	015	OUT1	OUT2	DESCRIPTION			
L	L	L or left open	L	L				
L	Н	L or left open	L	Н	If dead time function is used, output switching occurs afte the dead time ended.See Programmable Dead Time (DT) p			
Н	L	L or left open	Н	L				
Н	L	L or left open	Н	L	DT is left open or programmed with R_{DT}			
Н	Н	L or left open	Н	Н	DT pin pulled to VCC			
Left open	Left open	L or left open	L	L	-			
Х	Х	Н	L	L	-			

BTD21520S

INF	INPUT		OUTPUT		DESCRIPTION	
IN1	IN2	DIS	OUT1	OUT2	DESCRIPTION	
L	L	L or left open	L	L		
L	Н	L or left open	L	Н	No internal dead time setting, two output channels are in	
Н	L	L or left open	Н	L	pendent	
Н	Н	L or left open	Н	Н		
Left open	Left open	L or left open	L	L	-	
Х	Х	Н	L	L	-	

BTD21520E

	DIS	OUTPUT		DESCRIPTION	
PWM INPUT		OUT1	OUT2	DESCRIPTION	
Н	L	Н	L	If dead time function is used, output jumps after dead time ended.	
L/Left open	L	L	Н	See Programmable Dead Time (DT) pin	
Х	Н	L	L	Device disabled	
(1) "X" means L, H or left open.					



9.3 Input Stage Characteristics

With input pins and secondary side completely isolated, BTD21520 is designed to be compatible with CMOS levels, and supports 3.3V and 5V level input, making the chip easy to accept control of multiple logic levels. Inputs with Schmitt stage for improved anti-interference performance. INx, PWM, and DIS have a built-in 200k Ω resistor pulled down to the ground, ensuring that the output of the device is low when the input is left open However, in order to ensure the initial power-on state of the device, it is recommended to add an appropriate pull-up or pull-down resistor to the input.

9.4 Output Booster Characteristic

The BTD21520 has a rail-to-rail booster stage output. The pull-up structure of the output stage consists of a P-channel MOSFET and an N-channel MOSFET connected in parallel. At turn-on, N-channel MOSFET provides high current driving capability. P-channel MOSFET provides a small steady-state conduction voltage drop. The PMOS on-resistance (R_{OH}) is 6.5 Ω , and the NMOS on-resistance (R_{NMOS_ON}) is 0.5 Ω .

The pull-down structure is implemented using an N-channel MOSFET. A $1M\Omega$ resistor is connected in parallel between the drain and gate of the MOSFET to effectively clamp the gate voltage of the power device in the event of a loss of pow-er to prevent the occurrence of partial turn-on. However, in order to ensure reliable shutdown of the power device, it is recommended that appropriate pull-down resistor be added to the gate.



Figure 33. Output Characteristics Diagram

9.5 Device Function

9.5.1 Disable

When the DIS pin is set high, both outputs can be shut down at the same time. The device operates normally when the DIS pin is grounded or left open. The response time of the disable function is within 20ns. The disable function is activated or deactivated according to the input only when the VCC is kept above the undervoltage turn-on threshold. If the DIS pin is not used, it is recommended to connect it to the ground. If connecting DIS pin to a microcontroller with distance, it is recommended to bypass the DIS pin with a low ESR/ESL capacitor of approximately 1nF for better noise immunity.

9.5.2 Pulling DT Pin Up to VCC

The two channels are independent, with output exactly matching input, and no dead time is inserted, allowing the output signals to be both high.

9.5.3 Dead Time Setting

DT pin sets the dead time. It is used to set the dead time between channel 1 and channel 2 to prevent them from shootthrough. The steady-state voltage of DT pin is 0.8V, and the current value of the pin is measured for corresponding dead time. The dead time is calculated as $t_{DT}=10 \times R_{DT}$. The unit of t_{DT} is ns and the unit of R_{DT} is $k\Omega$. To ensure that the pin signal is not interfered, it is recommended to place a 2.2nF capacitor near the IC between DT pin and GND, and it is not recommended to leave DT pin open.







The falling edge of one input signal activates the the programmed dead time for the other signal. The dead time of the output signal is selected by IC, either the dead time set by IC itself or for the dead time of input signal itself, and the IC output chooses the longer one out of the two. If both input signals are high at the same time, both output signals are immediately set to low. This feature is intended to prevent shoot-through and does not affect the normal operation of the dead time settings. The following figure illustrates and demonstrates the various dead time logical operations.



Figure 35. BTD21520M Input and Output Logic Relationship With Input Signals

State 1: IN2 goes low, IN1 goes high. IN2 sets OUT2 low immediately and assigns the programmed dead time to OUT1. OUT1 is allowed to go high after the programmed dead time.

State 2: IN2 goes high, IN1 goes low. Now IN1 sets OUT1 low immediately and assigns the programmed dead time to OUT2.OUT2 is allowed to go high after the programmed dead time.

State 3: IN2 goes low, IN1 is still low.IN2 sets OUT2 low immediately and assigns the programmed dead time for OUT1. In this case, the input signal's own dead time is longer than the programmed dead time. Thus, when IN1 goes high, it immediately sets OUT1 high.

State 4: IN1 goes low, IN2 is still low. IN1 sets OUT1 low immediately and assigns the programmed dead time to OUT2. IN2's own dead time is longer than the programmed dead time. Thus, when IN2 goes high, it immediately sets OUT2 high. **State 5:** IN1 goes high, while IN2 and OUT2 are still high. To avoid overshoot, IN1 immediately pulls OUT1 low and keeps OUT1 low. After some time IN2 goes low and assigns the programmed dead time to OUT1. OUT2 is already low. After the programmed dead time, OUT1 is allowed to go high.

State 6: IN2 goes high, while IN1 and OUT1 are still high. To avoid overshoot, IN2 immediately pulls OUT1 low and keeps OUT2 low. After some time IN1 goes low and assigns the programmed dead time to OUT2. OUT1 is already low. After the programmed dead time, OUT2 is allowed to go high.



9.5.4 BTD21520E Dead Time

A dead time elapses before OUT1 or OUT2 goes high, so as to prevent the high and low side MOSFET shoot-through.



Figure 36. Logic relationship between input and output signals of BTD21520E

9.6 Protection Function

9.6.1 UVLO

There is an internal undervoltage lock-out (UVLO) on the power circuit function area between VDDx and VEE pins of two out-puts. When the voltage of VDDx is below the undervoltage recovery threshold before starting, or below the undervoltage protection threshold after starting, the output will remain low regardless of the input state. When the output of the driver is in powered-off or undervoltage state, its output is clamped to the low level by the active clamping circuit, as shown in the figure below. At this time, the PMOS of the high side is blocked and high impedance, and the NMOS gate of the low side is connected to the output of the driver by the resistor R_{CLAMP}. In the absence of bias voltage, the output is effectively clamped to the threshold voltage of the low-side NMOS device, typically around 1.5V (see Figure 35).



Figure 37. Simplified Representation of Active Pulldown Feature

The VDDx undervoltage protection has a V_{VDD_HYS} feature that prevents vibration in the presence of noise from the power supply to ground. This also allows the device to accept a small decrease in bias voltage when the device starts to turn on/off and the operating current consumption increases abruptly. Like the VDDx, there is also an undervoltage lock-out (UVLO) integrated on the primary side of the VCC. When the bias voltage is applied to the VCC terminal and the voltage is lower than the undervoltage turn-on threshold, the device will not be activated. After the activation of the device, if the VCC voltage continuously decreases to the undervoltage turn-off threshold, the signal will stop transmission. Like the undervoltage lockout of VDD, the undervoltage lockout of VCC also has hysteresis feature.





Figure 38. VCC Timing Diagram of Undervoltage Lockout



Figure 40. VDD2 Timing Diagram of Undervoltage Lockout

9.7 ESD Structure

The figure below shows the ESD-protected diode configuration of the input and output pins.





Figure 39. VDD1 Timing Diagram of Undervoltage Lockout



10.Applications

The following sections introduce the basic typical application of the driver ICs, which is for reference only. In practical application, users need to verify and test its applicability according to their own design requirements to confirm the system function.

10.1 Typical Applications

It is recommended that customers add a RC filter with a small time constant at the input port to filter out high-frequency interference without adding a large delay. It is recommended that the resistance value should be between 0 and 100 Ω and the capacitance should be less than 1000pF. When setting this parameter, the influence between high frequency interference and delay needs to be taken into account.

To ensure the supply stability, It is recommended to add an appropriate capacitor between the power supply and ground. It is recommended that the primary side supply VCC-GND be connected in parallel with 1uF+ 0.1uF capacitor C_{VCC}, and the secondary side supply VDDx-VEEx be connected with $10\mu F+ 0.22\mu F$ capacitors C_{VDD1} and C_{VDD2}.

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

The recommended value for R_{BOOT} is between 1 Ω and 20 Ω depending on the diode used.



Figure 42. BTD21520M Application Diagram



Figure 43. BTD21520E Application Diagram



10.2 Recommended Designs

10.2.1 Recommended Design of Secondary Side Supply

In order to avoid partial turn-on of the gate of the power device due to interference, it is recommended that customers add a negative supply when designing the driving output. It is recommended to use the following two methods to generate the negative supply: Use a regulator to generate stable negative voltage, or use both positive and negative supplies.





11.Packaging and Packing Information

11.1 Package Identifier

11.1.1 SOW-14 Package Identifier



Note: 1)Legend unit: mm.



11.1.2 SOP-16 Package Identifier



Note: 1) Legend unit: mm.

Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. It is recommended that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure.Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

www.qtjtec.com



11.2 Packing Information

11.2.1 SOW-14 Packing Information



Note: 1) Legend unit: mm.

REEL DIMENSIONS





ITEM	FOOTPRINT
Reel Diameter	13 inches
Reel Width(W1)	12.4mm



11.2.2 SOP-16 Packing Information



Note: 1) Legend unit: mm.

REEL DIMENSIONS





ITEM	FOOTPRINT
Reel Diameter	13 inches
Reel Width(W1)	16mm



12.Version Description

REVISION	NOTES	DATE
Rev.0.0	Released datasheet	12-Jan-2023
Rev.0.1	Parameters extended and SOP-16 package information added	15-Dec-2023
Rev.0.2	Safety certification added	28-Mar-2024
Rev.0.3	The content updated	11-Sep-2024

IMPORTANT NOTICE AND DISCLAIMER

Bronze provides technical and reliability data(including datasheets), design resources(including 3D model, reference designs), application or other design advice, tools, safety information, and with all faults, and disclaims all warranties. Express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third party intellectual property rights.

These resources are intended for skilled developers designing with bronze products. You are solely responsible for

(1) selecting the appropriate bronze products for your application

(2) designing, validating and testing your application

(3) ensuring your application meets applicable standards.

Bronze reserves the right to modify data, texts and materials at any time, these resources are subject to change without notice.Please visit the bronze website <u>www.qtjtec.com</u> account for the latest information.Bronze grants you permission to use these resources only for development of an application that uses the bronze products described in the resource. Other reproduction and display of these resources is prohibited.No license is granted to any other bronze intellectual property right or to any third party intellectual property right.For any claims, damages, losses and costs arising from using of these resources,

bronze disclaims responsibility for, and you will fully indemnify bronze and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. And bronze have the right to recover losses caused by infringement of intellectual property rights.

Bronze Technology Group | Shenzhen bronze Technology Co., Ltd

© Shenzhen bronze Technology Co., Ltd ⊕ www.qtjtec.com ☎ +86 0755 33379866 ⊠ support@qtjtec.com

